发明名称 TWO-TERMINAL IMPEDANCE CIRCUIT
摘要 PURPOSE:To reduce the influence of a delay time though a digital circuit is not made high-speed neither high-power by connecting an analog processing circuit in parallel with a digital processing circuit and allowing signals having relatively low frequency components to pass through the digital processing circuit and allowing signals having relatively high frequency components to pass through the analog provessing circuit. CONSTITUTION:Inputs of a differential amplifier circuit 3 are connected two terminals 1 and 2, and the output of the circuit 3 is connected to the input of an analog-digital converting circuit 5 through a prefilter 11. The output of this analog-digital converting circuit 5 is applied to a digital processing circuit 6 to execute a processing with a prescribed transfer function. The output digital signal is converted to an analog signal by a digital-analog converting circuit 7 and is fed back and connected to said terminals 1 and 2 from an output amplifier circut 9 through a postfilter 12. An analog processing circuit 13 is connected between the output of the differentail amplifier circuit 3 and the input of the output amplifier circuit 9 to form a double loop, and the processing is executed with a prescribed transfer function by the analog signal.
申请公布号 JPS59167109(A) 申请公布日期 1984.09.20
申请号 JP19830041327 申请日期 1983.03.11
申请人 NIPPON DENSHIN DENWA KOSHA 发明人 HAYASHI TOSHIO;MAEDA YOUICHI
分类号 H03H11/28;H03H11/46;H03H17/00 主分类号 H03H11/28
代理机构 代理人
主权项
地址