发明名称 MEMORY DEVICE
摘要 PURPOSE:To enable simultaneous reading of two informations by including a transistor connected to the base through a resistor to output voltage of a memory circuit in a reading circuit and controlling current by a control signal from the base. CONSTITUTION:Potential of a reading control line 11 is made higher than potential of a voltage source VR11. As a transistor (TR)Q13 becomes cnductive and voltage drop across a resistor R11 ceases, emitter potential of TRQ3 is transmitted to the base of TRQ11 through the resistor R11. At this time, as the reading circuit of other memory cell is in waiting state, potential of the reading line R11 is controlled by TRQ11, and the potential follows the emitter potential of TRQ3 of the memory circuit. Thus binary information can be read in the reading line R11 by simply heightening potential of a control line RC11. A reading circuit shown at right operates similarly. By arranging m bit n word of such memory cells, two informations can be read out simultaneously.
申请公布号 JPS595476(A) 申请公布日期 1984.01.12
申请号 JP19820115759 申请日期 1982.07.02
申请人 MATSUSHITA DENKI SANGYO KK 发明人 HASEGAWA KENICHI;MORI TOSHIKI;AONO KUNITOSHI;YAMADA HARUYASU
分类号 G11C11/416;G11C8/16 主分类号 G11C11/416
代理机构 代理人
主权项
地址