Circuit arrangement for shortening the program run of microprocessor systems

摘要

A circuit arrangement for shortening the program run of microprocessors during the selection of slow random-access memories, in which the write pulse is extended with the aid of a bistable flip flop and, by using the address enable signal (ALE), a likewise extended memory selection signal (CS) is obtained. This eliminates the need for inserting a wait cycle. <IMAGE>