发明名称 HIGH FREQUENCY DIGITAL PCM DEMODULATOR
摘要 Apparatus is disclosed for acquiring and maintaining a generally continuous clock signal from a very high frequency encoded data stream of the type which is self-clocking and has logic state transitions occurring at two locations within each bit cell of the data stream. The apparatus is particularly useful in decoding apparatus, such as may be used in a magnetic recording and reproducing system. The apparatus effectively generates the clock signal from the encoded data stream and reclocks the data stream utilizing the generated clock signal to accurately position the logic signal transitions within the bit cells and thereby assure accurate decoding of the data. The apparatus processes two simultaneously transmitted synchronous data streams, and has the capability that permits the generated clock signal from one data stream processed in one channel to be used to maintain synchronization of the other processing channel notwithstanding a loss therefrom of the data stream for short periods of time.
申请公布号 JPS56156912(A) 申请公布日期 1981.12.03
申请号 JP19810014225 申请日期 1981.02.02
申请人 AMPEX 发明人 MOORISU JII REMOIN;REONAADO EI PASUDERA
分类号 G11B20/14;H04B14/04;H04L7/033;H04L7/10;H04N5/92;H04N9/804;H04N9/808 主分类号 G11B20/14
代理机构 代理人
主权项
地址