发明名称 PROGRAMMED DIGITAL SECONDARY CLOCK
摘要 A programmed digital secondary clock which functions as a master clock, a sub-master clock or a slave clock. The master clock maintains an updated real time count based on a 50 hz or 60 hz ac line or digital oscillator signal, displays the count, and serially transmits digital information representative of the updated real time count for use by a slave clock. The sub-master clock, receives an hourly or twice-a-day correction signal from a conventional master clock or a conventional electronic receiver, corrects the real time count, displays the corrected count, and serially transmits digital information representative of the corrected real time count for use by a slave clock. Identical programmed digital secondary clocks can be connected in daisy chain. The first clock can operate as a master clock or as a sub-master clock. The following clocks can be operated as slave clocks. The slave clock, receives serial digital information representative of real time every second, maintains an updated real time count based on the received information, displays the count, and serially transmits digital information representative of the real time count for use by a following slave clock. The programmed digital secondary clock can be operated as an elapsed timer or as an interval timer without interfering with the operation of the clock as a master, sub-master or slave clock.
申请公布号 GB2022881(A) 申请公布日期 1979.12.19
申请号 GB19790019514 申请日期 1979.06.05
申请人 SIMPLEX TIME RECORDER CO 发明人
分类号 G04G5/00;G04G7/00;G04G9/00;G06F17/00;(IPC1-7):04C13/02 主分类号 G04G5/00
代理机构 代理人
主权项
地址