| 摘要 |
PURPOSE:To recrease the number of the element and wiring by securing an adverse phase state between the clock pulse supplied to the first and second gates and the clock pulse supplied to third and fourth gates to make them have a logic action, and thus to realize a low power operation as well as to enhance the integrated performance. |
