摘要 |
A circuit arrangement for converting a digital signal of a first frequency into a signal of a second frequency and including an interpolator/decimator is characterized, notably for asynchronous first and second clock signals, in that there is provided at least one multiplexer arrangement which includes a first register which is clocked at the inverted first clock frequency and a second register which is clocked at the second clock frequency, and also includes a multiplexer, the input signal of the multiplexer arrangement being applied to the first register and to a first input of the multiplexer whose second input is coupled to the output of the first register, there also being provided a control circuit which alternately switches the signals applied to the two inputs of the multiplexer to its output in such a manner that at the instants at which this signal is written into the second register a valid signal is always present at the output of the multiplexer.
|