发明名称 |
REDUCED VOLUME INTERCONNECT FOR THREE-DIMENSIONAL CHIP STACK |
摘要 |
A method of forming a reduced volume interconnect for a chip stack including multiple silicon layers, the method including: forming multiple conductive structures, each of at least a subset of the conductive structures having a volume of conductive material for a corresponding under bump metallurgy pad onto which the conductive structure is transferred that is configured such that a ratio of an unreflowed diameter of the conductive structure to a diameter of the corresponding pad is about one third-to-one or less; transferring the conductive structures to the silicon layers; stacking the silicon layers in a substantially vertical dimension such that each of the conductive structures on a given silicon layer is aligned with a corresponding electrical contact location on an underside of an adjacent silicon layer; and heating the interconnect so as to metallurgically bond multiple electrical contact locations of adjacent silicon layers. |
申请公布号 |
US2016240501(A1) |
申请公布日期 |
2016.08.18 |
申请号 |
US201615135599 |
申请日期 |
2016.04.22 |
申请人 |
International Business Machines Corporation |
发明人 |
Gruber Peter A.;Sakuma Katsuyuki;Shih Da-Yuan |
分类号 |
H01L23/00;H01L25/065 |
主分类号 |
H01L23/00 |
代理机构 |
|
代理人 |
|
主权项 |
1. A reduced volume electrical interconnect for a chip stack, the interconnect comprising:
a plurality of silicon layers having multiple electrical contact locations formed on a surface thereof; a plurality of under bump metallurgy (UBM) pads, each of the UBM pads being formed between a corresponding one of the silicon layers and a corresponding one of the electrical contact locations; and a plurality of conductive structures, each of the conductive structures being aligned with a corresponding one of the electrical contact locations and having a volume of conductive material for a corresponding one of the UBM pads that is configured such that a ratio of an unreflowed diameter of the conductive structure to a diameter of the corresponding pad is about one third-to-one or less; wherein the plurality of silicon layers are stacked in a substantially vertical dimension such that each of the conductive structures on a given silicon layer is aligned with a corresponding electrical contact location on an underside of an adjacent silicon layer, the conductive structures, when heated to a prescribed temperature, metallurgically bonding the electrical contact locations of adjacent silicon layers in such a manner that at least a given one of the conductive structures between aligned electrical contact locations on corresponding adjacent silicon layers collapses to thereby reduce an interconnect gap therebetween. |
地址 |
Armonk NY US |