发明名称 |
DELAY SPECIFIC ROUTINGS FOR PROGRAMMABLE LOGIC DEVICES |
摘要 |
Various techniques are provided to efficiently implement user designs in programmable logic devices (PLDs). In one example, a computer-implemented method includes determining delay windows for connections in a routing of a design for a PLD, identifying invalid connections in the routing based, at least in part, on the determined delay windows, and routing the invalid connections using a dual wave maze routing process to provide a delay-specific routing for the design. The delay-specific routing may be used to generate configuration data to configure physical components of the PLD, and the configuration data may be used to program the PLD to conform to the timing constraints of the design and/or PLD. |
申请公布号 |
US2016344645(A1) |
申请公布日期 |
2016.11.24 |
申请号 |
US201514714987 |
申请日期 |
2015.05.18 |
申请人 |
Lattice Semiconductor Corporation |
发明人 |
Zhang Qinhai |
分类号 |
H04L12/801;H04L12/815;H04L12/703 |
主分类号 |
H04L12/801 |
代理机构 |
|
代理人 |
|
主权项 |
1. A computer-implemented method comprising:
determining delay windows for connections in a routing of a design for a programmable logic device (PLD); identifying invalid connections in the routing based, at least in part, on the determined delay windows; and routing the invalid connections using a dual wave maze routing process to provide a delay-specific routing for the design. |
地址 |
Hillsboro OR US |