发明名称 LOGICAL CIRCUIT
摘要 PURPOSE:To obtain a logical circuit with less current consumption by providing a gate means applying a prescribed voltage to a logical input terminal when a control signal from a control input terminal represents the floating state to supply pull-up only when the floating is caused. CONSTITUTION:When control signals 2, 5 are both at high level, that is, tri-state buffers 8-11 are all inactivated and drie lines 14, 15 are in floating state, an output 32 of an NAND gate 31 goes to a low level. The level of the output 32 is fed to a gate of transistor (TRs) 34, 35. When the drive line 14, 15 go to the floating state, the output 32 of the NAND gate 31 reaches a low level and this level is fed to the gate of P-channel MOS TRs 34, 35 through an input terminal 33, then the TRs 34, 35 are turned on and input terminals 16, 17 of an inverter circuit 30 are pulled up.
申请公布号 JPS60103826(A) 申请公布日期 1985.06.08
申请号 JP19830211795 申请日期 1983.11.11
申请人 NIPPON DENKI KK 发明人 YAMAUCHI ETSUROU
分类号 H03K19/0175;H03K19/00 主分类号 H03K19/0175
代理机构 代理人
主权项
地址