发明名称 |
Methods and systems for reducing order-dependent mismatch errors in time-interleaved analog-to-digital converters |
摘要 |
A time-interleaved analog-to-digital converter (ADC) uses M sub-analog-to-digital converters (sub-ADCs) to, according to a sequence, sample an analog input signal to produce digital outputs. When the M sub-ADCs are interleaved, the digital outputs exhibit mismatch errors between the M sub-ADCs due to mismatches between the sub-ADCs. A more second order subtle effect is that the mismatch error for a particular digital output from a particular ADC, due to internal coupling or other such interaction and effects between the M sub-ADCs, can vary depending on which sub-ADC(s) were used before and/or after the particular sub-ADC. If M sub-ADCs are time-interleaved randomly, the mismatches between the M sub-ADCs become a function of the sub-ADC selection pattern in the sequence. The present disclosure describes mechanisms for measuring and reducing these order-dependent mismatches to achieve high dynamic range performance in the time-interleaved ADC. |
申请公布号 |
US9294112(B1) |
申请公布日期 |
2016.03.22 |
申请号 |
US201414540515 |
申请日期 |
2014.11.13 |
申请人 |
Analog Devices, Inc. |
发明人 |
Devarajan Siddharth;Singer Lawrence A.;Shrestha Prawal Man;Huang Pingli |
分类号 |
H03M1/12;H03M1/06;H03M1/08;H03M1/00 |
主分类号 |
H03M1/12 |
代理机构 |
Patent Capital Group |
代理人 |
Patent Capital Group |
主权项 |
1. A method for reducing order-dependent errors of a time-interleaved analog-to-digital converter comprising a plurality of analog-to-digital converters (ADCs) able to, according to a sequence, sample an analog input signal and produce digital outputs, the method comprising:
determining a first order information associated with a first digital output from a first ADC of the plurality of ADCs; determining a first error coefficient associated with the first digital output based on the first order information; and calibrating the time-interleaved analog-to-digital converter using the first error coefficient. |
地址 |
Norwood MA US |