发明名称 Checking arithmetic computations
摘要 Checking a correctness of computations of an arithmetic logic unit circuit 10, the arithmetic logic unit circuit 10 providing a computation result as a first number 12. The method comprises providing the computation result increased by a constant 16 by the arithmetic logic unit circuit 10 as a second number 14 and comparing a sum of the first number 12 and the constant 16 to the second number 14 then reporting an error 20 if the comparing operation does not indicate an equal result. Alternatively the first number may be summed with the negated second number 14 and the constant 16 and an error reported if the summing operation does not result to minus 1. The computation result and the computation result being increased by a constant may be calculated in parallel. The method allows the reuse of computed results to check for correctness of computations.
申请公布号 GB2528443(A) 申请公布日期 2016.01.27
申请号 GB20140012875 申请日期 2014.07.21
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 CEDRIC LICHTENAU;SILVIA MELITTA MUELLER;STEVEN R CARLOUGH
分类号 G06F7/57;G06F11/07 主分类号 G06F7/57
代理机构 代理人
主权项
地址