发明名称 |
Compressive strained III-V complementary metal oxide semiconductor (CMOS) device |
摘要 |
A semiconductor device including a first lattice dimension III-V semiconductor layer present on a semiconductor substrate, and a second lattice dimension III-V semiconductor layer that present on the first lattice dimension III-V semiconductor layer, wherein the second lattice dimension III-V semiconductor layer has a greater lattice dimension than the first lattice dimension III-V semiconductor layer, and the second lattice dimension III-V semiconductor layer has a compressive strain present therein. A gate structure is present on a channel portion of the second lattice dimension III-V semiconductor layer, wherein the channel portion of second lattice dimension III-V semiconductor layer has the compressive strain. A source region and a drain region are present on opposing sides of the channel portion of the second lattice dimension III-V semiconductor layer. |
申请公布号 |
US9236463(B2) |
申请公布日期 |
2016.01.12 |
申请号 |
US201314027563 |
申请日期 |
2013.09.16 |
申请人 |
GLOBALFOUNDRIES INC. |
发明人 |
Adam Thomas N.;Cheng Kangguo;Doris Bruce B.;Hashemi Pouya;Khakifirooz Ali;Reznicek Alexander |
分类号 |
H01L29/778;H01L29/423;H01L29/66;H01L21/8252;H01L21/8258;H01L21/84;H01L27/06;H01L27/12;H01L29/10;H01L29/205;H01L29/20;H01L29/51 |
主分类号 |
H01L29/778 |
代理机构 |
Scully, Scott, Murphy & Presser, P.C. |
代理人 |
Scully, Scott, Murphy & Presser, P.C. |
主权项 |
1. A semiconductor device comprising:
a first lattice dimension III-V semiconductor layer present atop a semiconductor substrate, and a second lattice dimension III-V semiconductor layer present on the first lattice dimension III-V semiconductor layer, wherein the second lattice dimension III-V semiconductor layer has a greater lattice dimension than the first lattice dimension III-V semiconductor layer, and the second lattice dimension IIII-V semiconductor layer has a compressive strain present therein; a first gate structure for a p-type conductivity semiconductor device and comprising a gate dielectric having a bottommost surface present entirely on, and directly contacting, a surface of a first channel portion of the second lattice dimension III-V semiconductor layer, wherein the first channel portion of second lattice dimension III-V semiconductor layer has the compressive strain; and a second gate structure for an n-type conductivity semiconductor device is present on a second channel portion of the second lattice dimension III-V semiconductor layer. |
地址 |
Grand Cayman KY |