发明名称 Hardware based coherency between a data processing device and interconnect
摘要 There is provided a data processing device including an output port to transmit a request value to an interconnect arranged to implement a coherency protocol, to indicate a request to be subjected to the coherency protocol. An input port receives an acknowledgement value from the interconnect in response to the request value and coherency administration circuitry defines behaviour rules for the data processing device in accordance with the coherency protocol and in dependence on the request value and the acknowledgement value. Storage circuitry administers data in accordance with the behaviour rules. There is also provided an interconnect including an input port to receive a request value, issued by a data processing device having storage circuitry, to indicate a request for the data processing to be subjected to a coherency protocol. An output port transmits an acknowledgement value to the data processing device in response to the request value and coherency administration circuitry defines behaviour rules for the interconnect in accordance with the coherency protocol and in dependence on the request value and the acknowledgement value.
申请公布号 GB201510185(D0) 申请公布日期 2015.07.29
申请号 GB20150010185 申请日期 2015.06.11
申请人 ARM LIMITED 发明人
分类号 主分类号
代理机构 代理人
主权项
地址