| 摘要 |
<p>A semiconductor memory apparatus according to an embodiment of the present invention comprises: a memory cell array; an address decoder; a memory circuit unit including an input/output circuit; a voltage generating unit for receiving a radio signal; and a control circuit unit for controlling a refresh operation for the memory cell array in responding to the radio signal received from the voltage generating unit.</p> |
