HIGH SPEED, LOW POWER, ISOLATED BUFFER

摘要

Methods and apparatuses have been disclosed for a high speed, low power, isolated buffer having architecture and operation that control current flow to minimize coupling and power consumption. Buffer architecture may include one or more of BiCMOS components, an input disabling circuit operated to additionally disable an input circuit when it is also disabled by a selection circuit and a buffer disabling circuit operated to disable the buffer when the input circuit is disabled by the selection circuit. Any one or more of these features may be implemented to improve isolation performance. The selection circuit, input disabling circuit and buffer disabling circuit may be operated by the same control signal.

主权项

1. A BiCMOS buffer comprising:
an input circuit that receives a signal; a selection circuit that enables and disables the input circuit to provide the signal to a buffer output; and an input disabling circuit that additionally disables the input circuit also disabled by the selection circuit.