发明名称 Computing System and Processor With Fast Power Surge Detection And Instruction Throttle Down To Provide For Low Cost Power Supply Unit
摘要 A processor is described that includes a quick signal path from an input of the processor to logic circuitry within the processor. The input is to receive a fast throttle down signal. The logic circuitry is to throttle down a rate at which the processor issues instructions for execution in response to the fast throttle down signal. The quick signal path is to impose practicably minimal propagation delay of the fast throttle down signal within the processor.
申请公布号 US2014095905(A1) 申请公布日期 2014.04.03
申请号 US201213631824 申请日期 2012.09.28
申请人 SISTLA KRISHNAKANTH;ROWLAND MARTIN MARK;ROTEM EFRAIM;GRIFFITH BRIAN J.;VARMA ANKUSH;SURYANARAYANAN ANUPAMA 发明人 SISTLA KRISHNAKANTH;ROWLAND MARTIN MARK;ROTEM EFRAIM;GRIFFITH BRIAN J.;VARMA ANKUSH;SURYANARAYANAN ANUPAMA
分类号 G06F1/26 主分类号 G06F1/26
代理机构 代理人
主权项
地址