发明名称 SYSTEM AND METHOD OF PREBIAS FOR RAPID POWER AMPLIFIER RESPONSE CORRECTION
摘要 A system and method are provided for reducing dynamic EVM of an integrated circuit power amplifier (PA) used for RF communication. In a multistage PA, the largest amplification stage is biased with a high amplitude current pulse upon receipt of a Tx enable, before receipt of the RF signal data burst. The high amplitude current pulse causes a large portion of the total ICQ budget of the multistage PA to pass through the largest amplification stage causing the entire integrated circuit to rapidly approach steady-state operating conditions. A smoothing bias current is applied to the largest amplification stage after the pulse decays to compensate for transient bias current levels while standard bias circuitry is still approaching steady-state temperature.
申请公布号 US2013034144(A1) 申请公布日期 2013.02.07
申请号 US201213536009 申请日期 2012.06.28
申请人 DOHERTY MARK;LAM LUI (RAY);HUANG CHUN-WEN PAUL 发明人 DOHERTY MARK;LAM LUI (RAY);HUANG CHUN-WEN PAUL
分类号 H04L25/49;H04L27/01 主分类号 H04L25/49
代理机构 代理人
主权项
地址
您可能感兴趣的专利