摘要 |
A semiconductor device comprise a memory cell region and a peripheral circuit region on a semiconductor substrate, and a metal laminating wiring extending over the memory cell region and the peripheral circuit region. The metal laminating wiring is a bit line in the memory cell region, and is a portion of a wiring for the peripheral circuit region connected to the bit line and a portion of a gate electrode connected to the wiring for the peripheral circuit region, in the peripheral circuit region. A height of a bottom surface of the metal laminating wiring disposed in the memory cell region, from an upper surface of the semiconductor substrate is substantially the same as the height of the bottom surface of the metal laminating wiring disposed in the peripheral circuit region, from the upper surface of the semiconductor substrate. |