发明名称 |
INTEGRATED CIRCUITS FOR PROVIDING CLOCK PERIODS AND OPERATING METHODS THEREOF |
摘要 |
An integrated circuit includes a capacitor. A switch is electrically coupled with the capacitor in a parallel fashion. A comparator includes a first input node, a second input node, and an output node. The second input node is electrically coupled with a first plate of the capacitor. The output node is electrically coupled with the switch. A transistor is electrically coupled with a second plate of the capacitor. A circuit is electrically coupled with a gate of the transistor. The circuit is configured to provide a bias voltage to the gate of the transistor so as to control a current that is supplied to charge the capacitor.
|
申请公布号 |
US2012026820(A1) |
申请公布日期 |
2012.02.02 |
申请号 |
US20100844204 |
申请日期 |
2010.07.27 |
申请人 |
PU CHIANG;HUANG MING-CHIEH;CHERN CHAN-HONG;TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. |
发明人 |
PU CHIANG;HUANG MING-CHIEH;CHERN CHAN-HONG |
分类号 |
G11C7/00;G05F1/10 |
主分类号 |
G11C7/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|