HIERARCHICAL MEMORY ARCHITECTURE TO CONNECT MASS STORAGE DEVICES

摘要

A hierarchical memory storage using a concentrator device that is located between a processor and memory storage devices to provide a succession of memory devices and enable attachment of a memory depth to a processor controller with a limited pin count.