首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
Test method for integrated circuit
摘要
申请公布号
EP1217630(B1)
申请公布日期
2010.03.10
申请号
EP20010128794
申请日期
2001.12.04
申请人
ATMEL AUTOMOTIVE GMBH;VISHAY SEMICONDUCTOR GMBH
发明人
EICHIN, MATTHIAS;KURZ, ALEXANDER
分类号
G01R31/28;G11C29/00;G01R31/3185;G11C29/46;G11C29/48;H01L21/822;H01L27/04
主分类号
G01R31/28
代理机构
代理人
主权项
地址
您可能感兴趣的专利
GENERATING FEATURE VECTORS FROM RDF GRAPHS
Dual-Mode Image Sensor With A Signal-Separating Color Filter Array, And Method For Same
DISPLAY PANEL AND DISPLAY DEVICE INCLUDING THE SAME
VERTICAL MEMORY DEVICES
SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING SAME
NON-VOLATILE MEMORY DEVICE HAVING VERTICAL STRUCTURE AND METHOD OF MANUFACTURING THE SAME
SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING THE SAME
METHOD OF FORMING A JUNCTION FIELD EFFECT TRANSISTOR
METHOD FOR FABRICATING SEMICONDUCTOR DEVICE
BURIED INTERCONNECT FOR SEMICONDUCTOR CIRCUITS
SEMICONDUCTOR DEVICE AND ASSOCIATED METHODS
TILED HYBRID ARRAY AND METHOD OF FORMING
CHIP CARRIER, A DEVICE AND A METHOD
Method of Forming an Interconnect Structure Having an Air Gap and Structure Thereof
SEMICONDUCTOR DIE SUBSTRATE WITH INTEGRAL HEAT SINK
CIRCUIT CHIP MODULE HEAT DISSIPATION STRUCTURE
At least partially balancing out thickness variations of a substrate
TRANSISTOR SET FORMING PROCESS
CHAMFERLESS VIA STRUCTURES
SUBSTRATE CONVEYING ROBOT AND SUBSTRATE PROCESSING SYSTEM