摘要 |
A system and methods to transfer data between a testing interface and an IC. The system may include a synchronization subsystem to monitor the transitions of the test interface clock and/or IC clock to determine a clock adjustment appropriate to substantially synchronize the clocks. In certain implementations, a synchronization unit on an IC under test counts a predetermined number of transitions of an internal clock of an embedded device and generates a signal upon reaching a terminal count, which signal is received by a host controller associated with a JTAG test fixture. In such implementations, the host controller determines the number of IC clock cycles that occurred during the predetermined number of IC clock cycles and synthesizes a synchronized JTAG clock that is a integral fraction of the IC clock.
|