| 摘要 |
A data processor comprises an array of processing elements (PEn 4 ), each element in the array comprising a respective configurable logic unit (CLU 11 ), whereby the logic capability of each processing element can be reconfigured at will. Memory ( 14 , FIGS. 3, 4 not shown) may be pre-loaded with configuration instructions, whereby the configuration state of each processing element can be automatically sequenced from the pre-loaded memory. The memory may be global, in which case the CLUs may be reconfigured in parallel, to perform the same function. Alternatively, the memory may be local to each processing element so that different CLUs implement different functions. Configuration may be carried out under program control at a thread switch. Each respective processing element may select, at run time, a specific configuration from a number of configurations in a microcode store. The processor is preferably a SIMD processor.
|
