发明名称 High Speed Level Shift Circuit with Reduced Skew and Method for Level Shifting
摘要 An improved level shift circuit and method for level shifting is disclosed herein. In general, the improved level shift circuit adds a pulse generator, a feedback transistor and a latch to a conventional cross-coupled level shift circuit configuration. The pulse generator and feedback transistor are configured for reducing a fall delay associated with the level shift circuit. For example, the pulse generator is coupled for supplying a short duration feedback pulse to the feedback transistor during a first time period when input and output signals of the level shift circuit transition to a LOW state. The feedback pulse reduces the fall delay by increasing the speed with which the output signal is pulled LOW. The latch is coupled for preventing the feedback signal from floating when at least one of the input and output signals is HIGH. An integrated circuit comprising at least one level shift circuit is also contemplated herein.
申请公布号 US2007164789(A1) 申请公布日期 2007.07.19
申请号 US20070623844 申请日期 2007.01.17
申请人 CYPRESS SEMICONDUCTOR CORP. 发明人 PANJWANI GEETA;JANDHYALA APARNA;MATTOS DERWIN M.
分类号 H03K19/0175 主分类号 H03K19/0175
代理机构 代理人
主权项
地址