发明名称 Method and apparatus for evaluating coverage of circuit, and computer product
摘要 An apparatus for evaluating coverage includes a determining unit that checks description rules when a receiving unit receives hardware description data. If the hardware description data matches a first or a second description rule, an optimizing unit performs a logic optimization by rewriting of the hardware description data according to the description rule matching. A computing unit computes total number of paths in the hardware description data for which the logic optimization is performed. An executing unit executes a logic simulation using the hardware description data for which the logic optimization is performed. A measuring unit measures path coverage.
申请公布号 US2006190861(A1) 申请公布日期 2006.08.24
申请号 US20050214843 申请日期 2005.08.31
申请人 FUJITSU LIMITED 发明人 MATSUURA TAKASHI
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址