| 发明名称 |
Matching memory transactions to cache line boundaries |
| 摘要 |
In general, in one aspect, the disclosure describes a method that includes generating multiple cache line accesses to multiple respective cache lines of a cache as required to satisfy an access to data specified by a single instruction of a processing element specifying an access to data.
|
| 申请公布号 |
US2006112235(A1) |
申请公布日期 |
2006.05.25 |
| 申请号 |
US20040993901 |
申请日期 |
2004.11.19 |
| 申请人 |
CABOT MASON B;HADY FRANK T;ROSENBLUTH MARK B |
发明人 |
CABOT MASON B.;HADY FRANK T.;ROSENBLUTH MARK B. |
| 分类号 |
G06F12/00 |
主分类号 |
G06F12/00 |
| 代理机构 |
|
代理人 |
|
| 主权项 |
|
| 地址 |
|
