发明名称 LOOP IMPEDANCE ACQUIRING METHOD FOR POWER LINE AND LOOP FORMATION IMPEDANCE TESTER
摘要 PROBLEM TO BE SOLVED: To acquire accurate loop impedance between L-E without tripping a ground-fault interrupter, even if the ground-fault interrupter is provided in a power line including an active line L, a neutral line N, and a grounding conductor E. SOLUTION: The voltage V<SB>LN1</SB>between L-N and the voltage V<SB>LE1</SB>between L-E in a no-load state are measured under the control of a measurement control means 15. A switch 11 is short-circuited, with an electric power source 13 turned off, to make a current I<SB>LN</SB>flow through an L-N circuit connected to a load resistor R, by impressing a voltage of a main power source 2. Then a voltage V<SB>LN2</SB>between L-N and a voltage V<SB>LE2</SB>between L-E are measured. By opening the switch 11 and turning on the electric power source 13, a known AC current I<SB>NE</SB>is made to flow between N-E to measure a voltage V<SB>NE</SB>between N-E. At reception of measurement value, converted from analog into digital form from an A/C converting means 14, the measurement control means 15 determines and makes a loop impedance Z<SB>LE</SB>between L-E displayed on a display 16. COPYRIGHT: (C)2005,JPO&NCIPI
申请公布号 JP2005164419(A) 申请公布日期 2005.06.23
申请号 JP20030404364 申请日期 2003.12.03
申请人 KYORITSU ELECTRICAL INSTRUMENTS WORKS LTD 发明人 WADA ATSUSHI;ISHITA YUJI;YAMAJI TAKAYORI
分类号 G01R27/16;G01R27/18;(IPC1-7):G01R27/16 主分类号 G01R27/16
代理机构 代理人
主权项
地址