METHOD FOR REDUCING PARASITIC COUPLINGS IN CIRCUITS

摘要

The invention relates to a method for reducing parasitic couplings in circuits in which dummy structures are embedded in previous production method steps. The invention aims at providing a method that makes it possible to improve decoupling values and reduce the degree of complexity of said method. This is achieved in that the dummy structures are removed at least partly by means of etching steps and cavities are produced.