发明名称 |
APPARATUS AND METHOD FOR VIDEO SIGNAL PROCESSING |
摘要 |
PROBLEM TO BE SOLVED: To provide an apparatus for video signal processing that can display pictures while easily enlarging or compressing them along the short axis of a screen by a short-axis deflection system forming scanning lines parallel to the short axis, and can be made low-cost and to provide a method for video signal processing. SOLUTION: In subtitle insertion mode, a picture is expanded by lowering the frequency of a readout clock signal RCK2 and compressed through pixel thinning-out processing. A readout address operating circuit 15a is reset in response to a readout reset pulse signal RRS and sends a readout address signal RAD to a memory 12 in sequence synchronously with the readout clock signal RCK2. This readout address operating circuit 15a continuously varies the value of the address signal RAD in normal mode and intermittently varies the address signal RAD in subtitle insertion mode to perform the pixel thinning-out processing on the basis of a mode switching signal KT. COPYRIGHT: (C)2005,JPO&NCIPI |
申请公布号 |
JP2004279848(A) |
申请公布日期 |
2004.10.07 |
申请号 |
JP20030072762 |
申请日期 |
2003.03.17 |
申请人 |
MATSUSHITA ELECTRIC IND CO LTD |
发明人 |
KITAHARA TOSHIAKI;UEHATA HIDEYO;UEDA AKIRA;TANAKA KAZUTO |
分类号 |
H04N3/22;G09G1/00;G09G1/02;G09G1/16;(IPC1-7):G09G1/00 |
主分类号 |
H04N3/22 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|