MEMS wafer level chip scale package

摘要

A method of forming a wafer level chip scale package including forming a trench through the semiconductor wafer at a location between two adjacent to chip portions and forming a backside under bump metallurgy connection to an under bump metallurgy on the front face of the semiconductor wafer for each chip portion.