Data bus procedure adjusts source clock delays to suit module characteristics

摘要

A data bus procedure adjusts the time delay between the data placed on the bus (10) and the module (A, B) generated source clock signal on the source clock line (14) depending on the delay and timing characteristics of the modules connected to the bus. An Independent claim for a bus system using the procedure is included.