发明名称 |
Semiconductor integrated circuit capable of readily adjusting circuit characteristic |
摘要 |
A semiconductor integrated circuit includes: first and second counters activated upon receipt of a low level signal and outputting a signal with a period which is twice that of the signal input; first fuse circuits connected to first counters; and a second fuse circuit connected to second counter. First counters are inactivated when fuses included in first fuse circuits are disconnected, and second counter is activated when a fuse included in second fuse circuit is disconnected. Thus, the period of a signal for determining a refresh period can be efficiently adjusted. Here, the arrangement of first fuse circuits and a second fuse circuit can be converse.
|
申请公布号 |
US6366517(B1) |
申请公布日期 |
2002.04.02 |
申请号 |
US19980062590 |
申请日期 |
1998.04.20 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
TSUJINO MITSUNORI;HAYAKAWA GORO |
分类号 |
G11C11/406;(IPC1-7):G11C7/00 |
主分类号 |
G11C11/406 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|