| 摘要 |
PROBLEM TO BE SOLVED: To provide a microcomputer which can deal with a PCMCIA by inhibiting the start of the next access until a signal sent from a terminal is asserted according to the input value of the signal and a state signal and accordingly inserting a recovery cycle through a bus access end terminal. SOLUTION: A state control part 61 shifts to a prescribed state based on a 'req from CPU' signal 61a, a data complete signal DC, a bus access end signal BEND and the current state, and outputs a state signal 'state'. An output buffer 66 (incl. an access control circuit, an address data control circuit and a data input/output circuit) controls the output of the data which are held by a D flip-flop 65 by means of a data output signal 64c. Under such conditions, a bus access state is shifted and the signal 'state' accordant with the shifted bus access state is outputted. Then the start of the next access is inhibited until a signal sent from a terminal is asserted according to the input value of the signal and the signal 'state'.
|
