发明名称 |
Column redundancy in semiconductor memories |
摘要 |
This invention describes a column redundancy method and apparatus in a DRAM that minimizes the timing difference between a normal and redundant column paths and which minimizes the number of fuses required in repairing faulty columns. The invention discloses a DRAM having memory elements arranged in rows and columns, the memory elements being accessible by decoding a memory address applied thereto, normal column drivers for energizing appropriate memory columns in response to the decoder memory addresses received at an input thereof; redundant column drivers; and switch means for steering the decoded memory address onto one of either normal or redundant column driver paths. The invention further illustrates a fusing system which minimizes the capacitance of redundant select lines, thereby removing unnecessary delay in the redundant column path.
|
申请公布号 |
US5959903(A) |
申请公布日期 |
1999.09.28 |
申请号 |
US19970904153 |
申请日期 |
1997.07.31 |
申请人 |
MOSAID TECHNOLOGIES INCORPORATED |
发明人 |
CHEN, LIDONG;ACHYUTHAN, ARUN;WU, JOHN |
分类号 |
G11C11/408;G11C29/00;(IPC1-7):G11C7/00 |
主分类号 |
G11C11/408 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|