发明名称 |
Ultra low jitter differential to fullswing BiCMOS comparator with equal rise/fall time and complementary outputs |
摘要 |
A pair of complementary signals are switched between a high state and a low state such that the complementary signals are switched within a time period less than two gate delays. An inverter biases other inverters so that these two inverters are maintained at their threshold levels. The maintenance at the threshold values enable these two inverters to be switched quickly.
|
申请公布号 |
US5900746(A) |
申请公布日期 |
1999.05.04 |
申请号 |
US19960664095 |
申请日期 |
1996.06.13 |
申请人 |
TEXAS INSTRUMENTS INCORPORATED |
发明人 |
SHEAHAN, BENJAMIN JOSEPH |
分类号 |
H03K19/0175;(IPC1-7):H03K19/017 |
主分类号 |
H03K19/0175 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|