Optimized power bus structure

摘要

An arrangement for providing power to a semiconductor array of cells on a substrate in which the metal 2 power conductors are truncated into short lengths sufficient only to reach between the metal 1 power conductors of adjacent rows of cells, the metal 2 power conductors are placed under the metal 4 power conductors at each side to reduce the current through the metal 3 power conductors, and the metal 3 power conductors are narrowed to the level necessary to carry the reduced current and placed adjacent upper or lower edges of the cells. The arrangement increases the amount of space available for access to the external connection nodes of the devices in the cells of a group on a substrate while reducing the size of the metal overlays necessary to carry power to the cells.