首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
摘要
申请公布号
JPH0638156(Y2)
申请公布日期
1994.10.05
申请号
JP19870054725U
申请日期
1987.04.13
申请人
发明人
分类号
D02G3/02;D02G3/28;D07B1/02;(IPC1-7):D07B1/02
主分类号
D02G3/02
代理机构
代理人
主权项
地址
您可能感兴趣的专利
METHOD AND SYSTEM FOR A GALLIUM NITRIDE VERTICAL TRANSISTOR
CIRCUIT FOR PREVENTING STATIC ELECTRICITY AND DISPLAY DEVICE HAVING THE SAME
ORGANIC LIGHT EMITTING DISPLAY DEVICE
LIGHT EMITTING DIODE AND METHOD OF FABRICATING THE SAME
SEMICONDUCTOR DEVICE
VERY PLANAR GATE CUT POST REPLACEMENT GATE PROCESS
DRIVER CIRCUIT, METHOD OF MANUFACTURING THE DRIVER CIRCUIT, AND DISPLAY DEVICE INCLUDING THE DRIVER CIRCUIT
Manufacturing Method of Device Embedded Substrate and Device Embedded Substrate Manufactured by this Method
PACKAGE STRUCTURE AND METHOD OF FORMING THE SAME
Packaging Devices and Methods of Manufacture Thereof
Wafer Bonding Process and Structure
PACKAGE SUBSTRATES, PACKAGES INCLUDING THE SAME, METHODS OF FABRICATING THE PACKAGES WITH THE PACKAGE SUBSTRATES, ELECTRONIC SYSTEMS INCLUDING THE PACKAGES, AND MEMORY CARDS INCLUDING THE PACKAGES
RECEIVING STRUCTURE FOR ELECTRICALLY CONNECTING A NANO-OBJECT ON A SURFACE THEREOF AND RE-ESTABLISH ELECTRICAL CONTACT WITH THE NANO-OBJECT ON THE OPPOSITE SURFACE, AND METHODS FOR MANUFACTURING THE STRUCTURE
Semiconductor Device with Plated Lead Frame, and Method for Manufacturing Thereof
METHOD AND SYSTEM FOR CONTROLLING RESISTIVITY IN INGOTS MADE OF COMPENSATED FEEDSTOCK SILICON
METHODS OF FORMING LOW RESISTANCE CONTACTS
HYBRID WAFER DICING APPROACH USING TEMPORALLY-CONTROLLED LASER SCRIBING PROCESS AND PLASMA ETCH
PSEUDO-SUBSTRATE WITH IMPROVED EFFICIENCY OF USAGE OF SINGLE CRYSTAL MATERIAL
Control of FET Back-Channel Interface Characteristics
RE-CRYSTALLIZATION FOR BOOSTING STRESS IN MOS DEVICE