REDUNDANT DECODER OF SEMICONDUCTER MEMORY DEVICE

摘要

The redundant decoder includes an enable circuit for generating an output enable signal of a redundant decoder when a fuse is disconnected, a plurality of programmable select circutis for selecting an address signal or an inverted address signal depending on whether the fuse is disconnected or not, and a combination circuit for generating a redundant cell decoding signal, thereby improving redundancy operating speed.