HIGH SPEED LOGIC CIRCUIT HAVING FEEDBACK TO PREVENT CURRENT IN THE OUTPUT STAGE

摘要

An improved FET capacitance driver logic circuit having an inverter feedback stage 22 connected from output to input of output FET 23 to allow the output FET to have a large capacitance charging current surge followed by a reduced conduction thereafter.