| 摘要 |
An integrated circuit (IC) device (2A - Figure 5; 2B - Figure 6) has a first terminal (11) for inputting data in a format for a four-line or two-line type bus, and for outputting data, a second terminal (12) for receiving a chip select signal (CS), a third terminal (13) for receiving a clock pulse signal (CL), a fourth terminal (14) for outputting data, a first signal processor (16) for receiving data from the first terminal (11) in the format for a two-line type bus and including an address signal and for outputting the data, the first signal processor (16) including a detector for detecting the address signal, a second signal processor (17) for receiving the data supplied from the first terminal (11) in the format of a four-line type bus and outputting the data to the fourth terminal (14), the first and second signal processors being selectively enabled in accordance with the chip select signal (CS), and a controller (18) for receiving data from the first or second signal processor (16, 17) and outputting the data to the first terminal (11) or the first or second signal processors (16, 17). |
