Data processing arrangement using an interconnecting network on a single semiconductor chip

摘要

A data processing arrangement intended for use, inter alia, in a multi-processing system for use in association with a systolic array is implemented on a single semiconductor chip. The arrangement includes processing means (AU, MU) and storage means (ACC), interconnectable via an electronic equivalent (MM) of a cross-bar switch.