A PACAKAGE FOR A SEMICONDUCTOR CHIP HAVING A CAPACITOR AS AN INTEGRAL PART THEREOF

摘要

A package for semiconductor chip (14) includes as an integral part thereof a frame-shaped multilayer ceramic capacitor (20). The chip is mounted within the capacitor structure. Conductive portions of the capacitors serve as the terminals and plates of the capacitor and as planar power and ground members (34) and (35) for interconnecting an external power supply to the chip. By means of these planar members, power is distributed to the chip in a low-impedance, substantially transient-free manner without utilizing any of the multiple signal leads emanating from the package. Moreover, the signal leads are separated from the ground plane by a low-dielectric-constant material (42). As a result, the signal leads are minimally loaded and are characterized by a relatively constant impedance selected to optimize signal transfer to and from the chip.