发明名称 MODULO-W CIRCUIT
摘要 PURPOSE:To improve a trouble detecting rate and resolution ability by transmitting binary value [1, 1, ..., 1] to an output in case set binary value is included in the input data as the wrong data. CONSTITUTION:For instance, a modulo-3 arithmetic circuit 205 or a data path 25 has a trouble and the wrong data [1, 1] is inputted to a modulo-3 multiplication circuit 207 through the circuit 205 or the path 25. In such a case, the output M of the circuit 207 is equal to the data [1, 1]. This shows clearly that a trouble occurred at some point on a route reaching the output M. If the input D is inputted as the data [1, 1], the output L of a modulo-3 subtraction circuit 202 is turned into the data [1, 1] through a modulo-3 addition circuit 204 and then a modulo-3 inverting circuit 206. The output M is turned into the data [1, 1] through the circuit 207 to show clearly that no trouble occurs at any point on the routes reaching outputs L and M. As a result, the trouble detecting rate and the resolution ability are improved.
申请公布号 JPS63145539(A) 申请公布日期 1988.06.17
申请号 JP19870158800 申请日期 1987.06.27
申请人 NEC CORP 发明人 ISHIZUKA TERU
分类号 G01R31/28;G06F11/00;G06F11/10 主分类号 G01R31/28
代理机构 代理人
主权项
地址