发明名称 MONITOR AND CONTROL SYSTEM
摘要 PURPOSE:To prevent malfunction of a device to be controlled by providing a monitor circuit monitoring the operation of a microprocessor and turning off a device control (CONT) output relay and a device selection (POS) output relay in order when abnormality is detected. CONSTITUTION:A watchdog timer 19 monitors an output outputted at each prescribed time from a microprocessor (muP)11 and if the muP11 is stopped because of abnormality or the like and the said output is not received even though a prescribed time is elapsed, an output R1 is outputted to reset a CONT output register 14. A timer 20 outputs an otput R2 after the output R1 is received from the timer 19 after a prescribed time (after the CONT output register 14 is reset until a CONT relay 18 is turned off completely) to reset a POS output register 13. A data ''0'' is written in the CONT output register 14 at normal time to turn off a CONT output relay 16 so as to turn off the device to be controlled. Then, the data ''0'' is written in the POS output register 13 so as to turn the POS output relay 17.
申请公布号 JPS59210787(A) 申请公布日期 1984.11.29
申请号 JP19830084208 申请日期 1983.05.16
申请人 FUJI DENKI SEIZO KK;FUJI FUAKOMU SEIGIYO KK 发明人 CHIBA YOSHIHIRO;KIRIYAMA KAZUTAKA
分类号 G05B9/02;G08C25/00;H04Q9/00 主分类号 G05B9/02
代理机构 代理人
主权项
地址