发明名称 STATE RESETTING SYSTEM OF INFORMATION PROCESSOR
摘要 PURPOSE:To ensure accurate collection of information, by adding an operation key and a constitution to reset a prescribed state so that the collection of information can be indicated in case an information processor is stopped with its fault. CONSTITUTION:The operation of an information processor is stopped due to a fault, and it is supposed that a study is difficult for the factors of the fault if the processor is set in its initial state. In such a case, an information collection indicating key DGK is pushed. For this signal, a signal is applied to a program counter value setting device CTS via a reset working signal part RSC, and a reset signal is applied to other registers RG, etc. A program counter PGC to which the set value of the device CTS is applied start reading at and after an address A-DT of a memory device MEM. For the register RG, the reset signal is cut off at a gate G due to the signal of the key DGK and therefore the data is never erased. Therefore a program obtained during collection of information is read out of the MEM. Then the data of the register RG is advanced an action to collect the information on the factors for discontinuation of operation of the processor.
申请公布号 JPS598062(A) 申请公布日期 1984.01.17
申请号 JP19820115683 申请日期 1982.07.03
申请人 FUJITSU KK 发明人 SASOU HIDEYUKI
分类号 G06F11/07;G06F11/14 主分类号 G06F11/07
代理机构 代理人
主权项
地址