发明名称 SORTING CIRCUIT
摘要 PURPOSE:To attain high speed sorting, by retaining the result of sorting before one step, and setting a new data to a prescribed location of the result. CONSTITUTION:The new input data sorted at each clock is stored in an input data register 1. The inputted data at that time and each value of a sequential data register 2 are compared at an inserted data selecting circuit 3 and an extracting location selecting circuit 4. The result of comparison is fed to a register control circuit 5, where an algorithm is determined and the result of sorting before one clock is stored in the register 2. The oldest data in the sequential train is selected out and extracted. Simultaneously, to which location of the sequential train before one clock the newest input data is to be inserted is determined and the remaining data is shifted. The data is not required to be sorted newly at each clock in this way, the oldest data is extracted, and sorted by only inserting a new data, and rearranging it.
申请公布号 JPS58222342(A) 申请公布日期 1983.12.24
申请号 JP19820104739 申请日期 1982.06.18
申请人 FUJITSU KK 发明人 SHIMIZU SHINICHI;GOTOU TOSHIYUKI
分类号 G06F7/24;(IPC1-7):06F7/24 主分类号 G06F7/24
代理机构 代理人
主权项
地址