发明名称 |
High speed binary and binary coded decimal adder |
摘要 |
A high speed binary and binary coded decimal adder which employs a plurality of partial adders and a carry look ahead circuit and is adapted to effect a binary coded decimal addition with only one processing of the adder. The partial adders are each composed of a half adder for generating a bit generate signal and a bit propagate signal, a binary mode carry look ahead input signal generator circuit part, a binary coded decimal mode carry look ahead input signal generator circuit part, an intermediate adder part and a full adder part. The high speed binary and binary coded decimal adder is capable of providing the result of an addition at a speed corresponding to six to seven logical stages.
|
申请公布号 |
US4138731(A) |
申请公布日期 |
1979.02.06 |
申请号 |
US19770859184 |
申请日期 |
1977.12.09 |
申请人 |
FUJITSU LIMITED |
发明人 |
KAMIMOTO, SHIGEMI;HAYASHI, TOSHIO;SHIMIZU, KAZUYUKI |
分类号 |
G06F7/493;G06F7/494;G06F7/50;G06F7/508;(IPC1-7):G06F7/50 |
主分类号 |
G06F7/493 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|