,申请号JP19960584196U-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称
摘要
申请公布号	JP3031849(U)	申请公布日期	1996.12.03
申请号	JP19960584196U	申请日期	1996.05.30
申请人		发明人
分类号	A01K61/00;B65D51/32;(IPC1-7):B65D51/32	主分类号	A01K61/00
代理机构		代理人
主权项
地址

您可能感兴趣的专利

System for routing interactions using bio-performance attributes of persons as dynamic input

System for diagnosing and optimizing vectored DSL lines

Semiconductor-on-insulator device including stand-alone well implant to provide junction butting

Tunneling field effect transistor and method for fabricating the same

Interconnect structures containing a photo-patternable low-k dielectric with a curved sidewall surface

Semiconductor device and method for manufacturing semiconductor device

Replacement gate integration scheme employing multiple types of disposable gate structures

Methodology and apparatus for tuning driving current of semiconductor transistors

Conductive bump, semiconductor chip and stacked semiconductor package using the same

Heterojunction bipolar transistor with reduced sub-collector length, method of manufacture and design structure

Capacitor structure

Charge breakdown avoidance for MIM elements in SOI base technology and method

Organic light-emitting device

Transistor having replacement metal gate and process for fabricating the same

Gate drivers for circuits based on semiconductor devices

Linear sensor, image sensor, and electronic apparatus

CMOS sensor with low partition noise and low disturbance between adjacent row control signals in a pixel array

Methods of forming replacement gate structures and fins on FinFET devices and the resulting devices

Reducing wafer bonding misalignment by varying thermal treatment prior to bonding

Semiconductor device and method for manufacturing same