发明名称 FIFO Buffer register memory utilizing a one-shot data transfer system
摘要 A FIFO (first-in-first-out) buffer register in which memory data words flow in parallel from an input register through a plurality of registers towards an output register under the automatic control of a one-shot (monostable multivibrator) data transfer system. A one-shot device and a status flip-flop are associated with each individual register in the plurality of registers to asynchronously transfer a data word register-by-register from the input register to the register nearest the output register that is not occupied by a previously inputted data word. The automatic data word transfer system is initiated by either reading a word into the input register or reading a word out of the output register. Logic controls for handling the reading-in and reading-out functions operate asynchronously and independently.
申请公布号 US3953838(A) 申请公布日期 1976.04.27
申请号 US19740537680 申请日期 1974.12.30
申请人 BURROUGHS CORPORATION 发明人 GILBERG, ROBERT CHARLES;YOUNG, FRANK CHUNG-YAI
分类号 G06F5/08;G11C19/28;(IPC1-7):G11C19/00;G11C11/24;H03K25/02 主分类号 G06F5/08
代理机构 代理人
主权项
地址